

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION N | ₹0. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. | | |
|-----------------------|----------------|-----------------|----------------------|--------------------------|------------------|--|--|
| 10/726,675 12/04/2003 | | 12/04/2003 | Koichi Hirano | 2003_1690A | 5709 | | |
| 513 | 7590 | 02/08/2006 | | EXAMINER | | | |
| | | IND & PONACK, L | HA, NGUYEN T | | | | |
| SUITE 80 | TREET N. 00 | w. | ART UNIT | PAPER NUMBER | | | |
| WASHIN | IGTON, D | C 20006-1021 | 2831 | | | | |
| | | | | DATE MAIL ED: 02/08/2006 | | | |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | Applicati | on No. | Applicant(s) | | | | |
|---|--|---|---|--|--------|------|--|--|
| | | 10/726,6 | 75 | HIRANO ET AL. | | Con. | | |
| | Office Action Summary | Examine | r | Art Unit | | | | |
| | | Nguyen T | | 2831 | | | | |
| Period fo | The MAILING DATE of this communication Reply | on appears on th | e cover sheet with the | o correspondence ad | idress | | | |
| THE - Exte after - If the - If NC - Failt Any | ORTENED STATUTORY PERIOD FOR F MAILING DATE OF THIS COMMUNICAT nsions of time may be available under the provisions of 37 (SIX (6) MONTHS from the mailing date of this communicat period for reply specified above is less than thirty (30) days period for reply is specified above, the maximum statutory are to reply within the set or extended period for reply will, by reply received by the Office later than three months after the ed patent term adjustment. See 37 CFR 1.704(b). | ION. CFR 1.136(a). In no exition. s, a reply within the state period will apply and was tatute, cause the apply statute, cause the apply statute. | rent, however, may a reply be tutory minimum of thirty (30) d rill expire SIX (6) MONTHS fro blication to become ABANDON | timely filed lays will be considered timel om the mailing date of this c NED (35 U.S.C. § 133). | | | | |
| Status | | | | | | | | |
| 1)[🛛 | Responsive to communication(s) filed on | 21 November 2 | <u>005</u> . | | | | | |
| 2a)□ | This action is FINAL . 2b)⊠ | This action is r | non-final. | | | | | |
| 3)[| Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. | | | | | | | |
| Disposit | ion of Claims | | | | | | | |
| 5)□ | Claim(s) <u>1-51</u> is/are pending in the applicate 4a) Of the above claim(s) <u>26-51</u> is/are with Claim(s) <u></u> is/are allowed. Claim(s) <u>1,6,7,9,14,15,17,18,21,23 and 25</u> Claim(s) <u>2-5,8,10-13,16,19,20,22 and 24</u> | hdrawn from co 25 is/are rejected | I. | | | | | |
| 8)□ | Claim(s) are subject to restriction | and/or election r | equirement. | | | | | |
| Applicati | ion Papers | | | | | | | |
| • | The specification is objected to by the Exa The drawing(s) filed on is/are: a) | | □ objected to by the | e Examiner. | | | | |
| | Applicant may not request that any objection to | • , | • | , , | | | | |
| 11) | Replacement drawing sheet(s) including the of the oath or declaration is objected to by the control of the cont | • | • , | • | ` ' | | | |
| Priority ι | ınder 35 U.S.C. § 119 | | | | | | | |
| a)l | Acknowledgment is made of a claim for for All b) Some * c) None of: 1. Certified copies of the priority docu 2. Certified copies of the priority docu 3. Copies of the certified copies of the application from the International Beet the attached detailed Office action for | ments have bee ments have bee priority docum sureau (PCT Rul | en received. en received in Applica ents have been receive e 17.2(a)). | ation No ved in this National | Stage | | | |
| | | | | | | | | |
| Attachmen | t(s) | | | | | | | |
| 2) 🔲 Notic 3) 🔲 Inforr | e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-94 nation Disclosure Statement(s) (PTO-1449 or PTO/S r No(s)/Mail Date | | 4) Interview Summal Paper No(s)/Mail I 5) Notice of Informal 6) Other: | Date | D-152) | | | |

Application/Control Number: 10/726,675 Page 2

Art Unit: 2831

DETAILED ACTION

Election/Restrictions

- 1. Applicant's election of claims 26-30 and 31-51 in the reply filed on 1/13/2005 and 11/21/2005 is acknowledged. Because applicant did not distinctly and specifically point out the supposed errors in the restriction requirement, the election has been treated as an election without traverse (MPEP § 818.03(a)).
- 2. Previously withdrawn from consideration as a result of a restriction requirement, 01/13/2005 now subject to being rejoined. Claims 9-24 hereby rejoined and fully examined for patentability under 37 CFR 1.104. However, the claims 26-30 would be restricts based on the combination and subcombination.
- 3. The claims 26-27 are related as combination and subcombination. Inventions in this relationship are distinct if it can be shown that (1) the combination as claimed does not require the particulars of the subcombination as claimed for patentability, and (2) that the subcombination has utility by itself or in other combinations (MPEP § 806.05(c)). In the instant case, the combination as claimed does not require the particulars of the subcombination as claimed because the switching power supply module could be use a different capacitor than the electrolytic capacitor. The subcombination has separate utility such as the electrolytic capacitor used in a circuit other than a switching power supply module.
- 4. The claims 28-30 are related as combination and subcombination. Inventions in this relationship are distinct if it can be shown that (1) the combination as claimed does

not require the particulars of the subcombination as claimed for patentability, and (2) that the subcombination has utility by itself or in other combinations (MPEP § 806.05(c)). In the instant case, the combination as claimed does not require the particulars of the subcombination as claimed because a microprocessor module could be use a different capacitor other than the electrolytic capacitor. The subcombination has separate utility such as the electrolytic capacitor used in a circuit other than the microprocessor module.

Response to Arguments

5. Applicant's arguments with respect to claims 1-6-7, 9, 21, 23 and 25 have been considered but are most in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to

consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

7. Claims 1, 6-7, 9, 14-15, 17-18, 21, 23 and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shimada et al. (US 6,504,705) in view of Tadanobu (US 2003/0039093).

Regarding claim 1, Shimada et al. disclose an electrolytic capacitor (figure 8) comprising:

- a valve metal (51) element for an anode including a capacitor forming part and an electrode lead part (51A);
- a dielectric oxide film (52) provided on a surface of the valve metal element for an anode;
- a solid electrolyte layer (53) provided on the dielectric oxide film; and
- a charge collecting element/carbon layer (54) and Ag paste layer (55) for a cathode provided on the solid electrolyte layer.

Shimada et al. fail to disclose at least one through hole is formed in the electrode lead part of the valve metal element for an anode to expose a core of the valve metal element to an outside of the electrolytic capacitor.

Tadanobu et al. teach at least one through hole (21) is formed in the electrode lead (19) part of the valve metal element for an anode to expose a core of the valve metal element to an outside of the electrolytic capacitor (figure 22).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to use the through hole anode lead of Tadanobu in Shimada et al.,

in order to prevents the contamination from occurring, and low leakage current to be produced.

Regarding claim 6, Shimada et al. disclose at least one electrically conductive particle (56) contact with the core of the valve metal element for an anode in the electrode lead part of the valve metal element for an anode (figure 8).

Regarding claim 7, Shimada et al. further disclose at least a part of the electrically conductive particle is coated with a thermosetting resin (column 20, lines 32-36).

Regarding claim 9, Shimada et al. disclose a circuit board with a built-in capacitor (figure 9) comprising an electrolytic capacitor which is disposed within an electrically insulating layer (64) (column 17, lines 42-44), and connected to a wiring layer (63) with a conductive adhesive (figure 9), wherein the electrolytic capacitor comprising:

- a valve metal (51) element for an anode including a capacitor forming part and an electrode lead part (51A);
- a dielectric oxide film (52) provided on a surface of the valve metal element for an anode;
- a solid electrolyte layer (53) provided on the dielectric oxide film; and
- a charge collecting element/carbon layer (54) and Ag paste layer (55) for a cathode provided on the solid electrolyte layer.

Shimada et al. fail to disclose at least one through hole is formed in the electrode lead part of the valve metal element for an anode to expose a core of the valve metal element to an outside of the electrolytic capacitor.

Tadanobu et al. teach at least one through hole (21) is formed in the electrode lead (19) part of the valve metal element for an anode to expose a core of the valve metal element to an outside of the electrolytic capacitor (figure 22).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to use the through hole anode lead of Tadanobu et al. in Shimada et al., in order to prevents the contamination from occurring, and low leakage current to be produced.

Regarding claims 14-15, Shimada et al. disclose at least one electrically conductive particle contacts with the core of the valve metal element for an anode in the electrode lead part of the valve metal element for an anode of the electrolytic capacitor (figure 9).

Regarding claim 17, Shimada et al. disclose the wiring layer are disposed on both surfaces of he electrically insulating layer and are electrically connected to one another through one or more inner vias which are formed in the electrically insulating layer (figure 9).

Regarding claim 18, Shimada et al. disclose the electrically insulating layer comprises inorganic filler and a thermosetting resin (column 17, lines 50-52).

Regarding claim 21, Shimada et al. disclose the one or more inner vias disposed so that the one or more inner vias align with the through hole formed in the electrolytic capacitor (figure 9).

Regarding claims 23 & 25, Shimada et al. further disclose a semiconductor chip (62) being electrically connected to the electrolytic capacitor disposed within the

electrically insulating layer, and wherein the wiring layer is connected to an external electrode through an inner via formed in the electrically insulating layer (figure 9).

Allowable Subject Matter

8. Claims 2-5, 8, 10-13, 16, 19-20, 22 and 24 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

With respect to claims 2-3, 10-11, 16, and 20, the prior art alone or in combination does not teach the limitation of the through hole is filled with an electrically conductive resin composition containing metal powder and a thermosetting resin, and wherein the resin composition is connected to the core of the valve metal element.

With respect to claims 4-5 and 12-13, the prior art alone or in combination does not teach the limitation of a single electrically conductive particle or a single electrically conductive fiber is disposed within the through hole and the particle or fiber contacts with at least a part of the core of the valve metal element in the through hole.

With respect to claim 8, the prior art alone or in combination does not teach the limitation of an electrically conductive resin composition containing metal powder and a thermosetting resin is applied to a surface of the electrode lead part of the valve metal element for an anode.

With respect to claim 19, the prior art alone or in combination does not teach the limitation of the one or more inner vias are formed of a mixture of electrically conductive powder and a thermosetting resin.

With respect to claim 22, the prior art alone or in combination does not teach the limitation of the electrically conductive powder contained in a mixture that constitutes the one or more inner vias is made of the same material as that of a metal powder contained in an electrically conductive resin composition which fills the through hole formed in the electrolytic capacitor.

With respect to claim 24, the prior art alone or in combination does not teach the limitations of the at least one component selected from the group consisting of a semiconductor chip, another capacitor and an inductor is disposed within the electrically insulating layer within which the electrolytic capacitor is disposed or within another electrically insulating layer, and wherein the component is electrically connected to a wiring layer.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nguyen T. Ha whose telephone number is 571-272-1974. The examiner can normally be reached on Monday-Friday from 8:30AM to 6:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Dean Reichard can be reached on 571-272-2800 ext. 31. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for Application/Control Number: 10/726,675 Page 9

Art Unit: 2831

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Nguyen T. Ha February 6, 2006